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Half and Full-Bridge Modular Multilevel Converter Models for Simulations of Full-Scale 
HVDC Links and Multi-terminal DC grids  
G.P. Adam, IEEE Member, and B.W. Williams 
Abstract²This paper presents an improved 
electromagnetic transient (EMT) simulation models for the 
half and full-bridge modular multilevel converters that can 
be used for full-scale simulation of multilevel high-voltage 
dc transmission systems, with hundreds of cells per arm. 
The presented models employ minimum software overhead 
within their electromagnetic transient parts to correctly 
represent modular multilevel converters (MMC) 
behaviour during dc network faults when converter 
switching devices are blocked. The validity and 
scalabilities of the presented models are demonstrated 
using open loop simulations of the half and full-bridge 
MMCs, and closed loop simulation of a full-scale HVDC 
link, with 201 cells per arm that equipped with basic 
HVDC controllers, including that for suppression of the 
2
nd
 harmonic currents in the converter arms. The results 
obtained from both demonstrations have shown that the 
presented models are able to accurately simulate the 
typical behaviour of the MMC during normal, and ac and 
dc network faults. 
Key words²electromagnetic transient simulation; high-
voltage dc transmission system; half and full-bridge 
modular multilevel converter; and hybrid multilevel 
converters.  
I. INTRODUCTION 
Increased operational flexibilities of the voltage source 
converter based high-voltage dc (VSC-HVDC) transmission 
system within ac power systems in the last decade have 
encouraged its universal acceptance by the power system 
utilities worldwide[1-12]. Additionally, its evolution from that 
build around the two-level and neutral-point clamped 
converter topologies to that built using true multilevel 
converters, with low semiconductor losses and improved ac 
side waveforms quality have accelerated its adoption in many 
of the recent HVDC transmission systems projects[13-19]. 
Replacing of the traditional concept of voltage source 
converter that uses concentrated reservoir capacitors at the 
converter dc input by that uses distributed capacitors such as 
that in modular multilevel converter has improved the 
resiliency of the VSC-HVDC transmission systems to ac and 
dc network faults[20-27]. For aforementioned reasons, 
modular multilevel converter has become the preferred 
technology for large-scale HVDC links and dc grids that could 
ensure safe and reliable operation during ac and dc network 
disturbances.  
Full-scale modelling of the VSC-HVDC links that use half or 
full bridge cell modular converters, with hundreds of cells per 
arm is computationally intensive task that requires machines 
with high computing power and large memory, and takes long 
time to simulate. The traditional switching models that use 
power electronic building blocks with full capabilities of 
mimicking conduction of the physical devices (such as IGBT 
 
G.P. Adam and B.W. Williams are with the Electronic and Electrical 
Engineering Department, University of Strathclyde, Glasgow, UK (email: 
grain.adam@strath.ac.uk and barry.williams@strath.ac.uk).    
    
 and its anti-parallel) are proven to be inefficient for full-scale 
modelling of the MMC based HVDC links as simulation times 
become prohibitively long. Despite the above shortcomings, 
this approach remains widely used, where transient response 
of the MMC based HVDC links to ac and dc network faults 
are studied using reduced number of cells. This is because the 
switching model is extremely useful when comes to capturing 
of the MMC internal dynamics in great details during ac and 
dc network faults. In attempt to reduce simulation time, the 
authors in [28, 29] presented an averaged model of the MMC 
based HVDC link where the ac component of the MMC upper 
and lower arms modulation functions are obtained directly 
from the inner current controller and appropriate dc offsets are 
added. These modulating functions are used as inputs to the 
two controlled voltage sources that mimicked the voltage 
developed across MMC upper and lower arms. The main 
weakness of this approach is that it does not allow natural 
development of the arm current dc component and circulating 
current, thus not able to naturally developed dc power as in 
real world MMC. For this reason, the authors in [28, 
29]included additional stage that artificially injects dc 
components into converter arms, estimated based on power 
balance principle, and also this stage has been used to mimic 
MMC converter operation during gate blocking as required 
during dc network fault. Additionally, injection of the dc 
components into converter arm currents as in [28, 29] results 
in instantaneous balance between MMC ac and dc powers, and 
this deprives the approach presented in [28, 29]  from 
accurately reproduce the dc power dynamics due to MMC 
inertia and propagation delays due to arm and dc line 
inductances (inductances in the dc current paths).  Although, 
the approach in [28, 29] provides an efficient way of 
modelling MMC based HVDC link for general system level 
studies, it cannot reproduce MMC internal dynamics at 
microscopic levels as required in design stage and for 
protection purposes during ac and dc network faults.  
Reference [30] presented an efficient method for full-scale 
modelling of the MMC based HVDC link that uses 
electromagnetic transient approach. The authors in [30] use 
Dommel¶V Norton and Thevenin equivalent circuits of the 
MMC cell capacitors, and two-state resistor representation of 
the switching devices to reduce the entire arm of the MMC to 
a simple Thevenin equivalent circuit, with two terminals. This 
approach significantly reduces computation burden that arises 
from solution of the power circuit, while that due to 
modulation and capacitor voltage balancing is retained as in 
detail switching models. Despite above simplification, this 
approach is able to capture some of the MMC internal 
dynamics that associated with the cell capacitor voltages and 
arm currents, and also allow natural development of the dc and 
circulating current components of the MMC arms, hence, it is 
able to reproduce the dynamics of the dc power. However, the 
electromagnetic transient approach as discussed in reference 
[30] cannot reproduce dynamic interaction between ac and dc 
sides during dc network fault.  
The accelerated model of the MMC presented in [31] is 
developed in similar theoretical basis as that in [30], except 
This paper is a postprint of a paper submitted to and accepted for publication in IEEE Journal of Emerging and Selected Topics in Power Electronics and is 
subject to Institution of Electrical and Electronic Engineering Copyright. The copy of record is available at IEEE Xplore Digital Library 
the authors unknowingly have treated each individual MMC 
cell as a primitive circuit that share the same current injection 
equal to the arm current, and this assumption permits 
application of the generalized circuit theory by Kron [32-34] . 
Additionally, this allows  Kron connection matrix to be 
constructed using relationships between arm current and 
individual cell currents, and such connection matrix can be 
used to prove that validity of the approach presented in [31]. 
The accelerated MMC model in its present form has the same 
attributes and limitations of that presented in [30]. 
Nevertheless, they remain the only practical ways to simulate 
full-scale MMC based HVDC link, with hundreds of cells per 
arm.  
The authors in [35] presented two simplified MMC 
fundamental average models for slow dynamic studies that 
deliberately ignore converter switching actions and dynamics 
of the cell capacitors, while considering that of the ac side in 
order to enable the use of large time step and reduce 
simulation time. Reference [35] has shown that this approach 
is suitable for transient and small signal stability studies where 
manipulation of the converter output active and reactive 
powers are useful for improving stability of the ac parts of the 
power systems; but it is inappropriate for use in any studies 
that concern with the dc side and fast transient. Furthermore, 
both MMC models proposed in [35] are unable to naturally 
developed dc current components of the arm currents; thus, 
unable to produce dc power naturally.  
The authors in [36, 37] proposed an interesting approach that 
uses a factitious network known as Surrogate to model full-
scale MMC based HVDC link. This approach replaces the 
actual MMC cells in each converter arm by their Surrogate 
equivalents that produce the same computational results as the 
true cells. Surrogate network for each arm of the half or full-
bridge MMC contains three sub-networks that represent 
converter blocking state, sub-modules bypass state, and 
positive and negative sub-modules insertion states. This 
approach is appeared to be promising for large-scale 
modelling of the multi-terminal HVDC networks where MMC 
internal dynamics are less important. References [36, 37] have 
demonstrated the suitability of Surrogate network modelling 
approach of the MMC for real-time simulation and hardware 
in loop, with much smaller time step than other commercially 
available real-time digital simulators. However, its ability to 
accurately simulate dc fault is yet to be seen.  
This paper improves the MMC modelling approach presented 
in [31] to be able to simulate the performance of full-scale 
MMC based HVDC links during ac and dc network faults, and 
to capture its internal dynamics to microscopic levels (cell 
capacitor voltages, arm currents, current stresses in switching 
devices, and dynamics of ac and dc powers). The ability to 
simulate dc fault is achieved by setting values of the two-state 
resistors that represent the MMC switching devices to mimic 
exactly the physical operation of gate insulated bi-polar 
transistors(IGBT) and their anti-parallel diodes during gate 
blocking, taking into account arm currents polarities. The first 
part of this paper presents an open loop demonstrations of the 
half and full-bridge MMC, including validation of the 
presented half-bridge MMC model against its switching 
counterpart, and scalability of the full-bridge MMC model. 
The second part of this paper presents a closed loop 
demonstration that uses a full-scale model of the half-bridge 
MMC based HVDC to simulate its performance during normal 
operation, and ac and dc network faults. The results obtained 
from both demonstrations have shown that the presented 
MMC model is able to reproduce the typical behaviour of 
MMC based HVDC links to microscopic level in all the above 
studies. This qualifies the presented MMC model to be used 
for detailed studies of the MMC based HVDC links at design 
stage such as fine tuning of MMC passive parameters, and 
validation of the control and protection systems.  
II. REVIEW OF THE MODULAR MULTILEVEL CONVERTER 
Figure 1 shows three-phase generic modular multilevel 
FRQYHUWHUZLWK1FHOOVSHUDUP)RULQSXWGFOLQNYROWDJHµVdc¶
voltage stress across each switching devices is dcV
N
, provided 
that the voltage across each cell capacitor is maintained at 
dcV
N
[38-41]. In each instant, K and N-K cell capacitors from 
the upper and lower arms must be inserted in the power path in 
order synthesize different output voltage levels. This ensures 
that va1+va2=Vdc±'v; where va1 and va2 represent voltages 
across the upper and lower arms RI SKDVH µD¶, and 'V 
represents ac plus dc voltage drop in the internal resistance 
(Rd) and inductance (Ld) of the arm reactors. In other words, 
from 2N available cell capacitors in each phase (upper and 
lower arms) of the modular converter, only N cell capacitors 
must be switched into the power path while the N remaining 
cell capacitors must be bypassed. Such restriction necessitates 
complementary operation of the upper and lower arms of the 
modular converter[42]. Since modular converter synthesizes 
the amplified version of the modulating signals (sinusoidal 
output voltage) by insertion of its cell capacitors into power 
path sequentially, flow of fundamental current through these 
capacitors plus voltage drop across arm reactors will cause the 
cell capacitor voltages to oscillate around fixed dc component. 
The exact value of the cell capacitor voltages dc component is 
influenced by power flow direction, and can be determined by 
(Vdc±2RdId)/N; where Id is the arm current dc component. 
Oscillation of the upper cell capacitor voltages against that of 
the lower arm, and that of individual phase against main dc 
link voltage cause additional current components to flow in 
the modular converter arms (inrush plus circulating currents). 
The inrush currents are cause by switching of the cell 
capacitor in and out of the power path for the purpose of 
maintaining capacitor voltage balancing, and oscillation of the 
upper arm against the lower arm. The circulating currents are 
caused by oscillation of individual phase arm voltages such as 
va1+va2, vb1+vb2 and vc1+vc2 against the main dc link voltage 
(Vdc); where vb1 and vb2, and vc1 and vc2 are the voltage 
developed across the upper and lower arm cell capacitors of 
the phases b and c.  
Unlike conventional voltage source converters, the upper and 
lower arms of the modular converter conduct simultaneously, 
and this result in each arm contributes half of the output phase 
current, thus, half of the ac power per phase converter 
exchanges with the ac side. The power exchange between each 
phase and dc side is achieved through dc power, which is 
related to Id (dc component of the arm current). Flow of the 
three current components in the semiconductor switches cause 
modular converter to have higher on-state loss when compared 
to traditional voltage source converters such as two-level and 
neutral-point clamped[43]. Since fundamental and dc 
components of the arm currents are necessary for power 
exchange between ac and dc sides, the inrush and circulating 
current component of the arm current must be minimized in 
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order to reduce modular multilevel converter on-state loss as 
discussed in [44-46]. However, active suppression of the 2
nd
 
harmonic in the arm current, which is the dominant component 
of the circulating current as suggested in [47-52] is associated 
with additional switching losses, and also limits the maximum 
attainable modulation index (hence, results in smaller 
converter P-Q envelope). Method that uses passive filter to 
suppress arm current circulating in the modular converter is 
proposed in [53]. This method avoids the shortcoming of the 
previous method that actively suppresses arm circulating 
current, but its downside is that it requires additional passive 
component, which may slightly increase converter station 
footprint and losses. For more details on the modulation and 
cell capacitor voltage balancing adopted in this paper, refer to 
[41, 42, 44, 54-60].   
 
 
 
Figure 1: Schematic diagram of generic three-phase modular multilevel 
converter 
III. GENERIC ELECTROMAGNETIC TRANSIENT MODELLING OF 
MODULAR MULTILEVEL CONVERTER 
A) Half-bridge MMC model  
Figure 2 (a) and (b) show half-bridge cell version of the 
modular multilevel converter and its electromagnetic transient 
representation based on Dommel trapezoidal method. 
Switching devices Sxi and Sai in Figure 2(a) are replaced by 
switched resistances Rxi and Rai in the electromagnetic 
transient simulation equivalent circuit in Figure 2(b). The cell 
capacitor in Figure 2(a) is replaced by its trapezoidal Norton 
equivalent circuit in Figure 2(b). When switching devices Sxi 
or Sai are on their corresponding switched resistances are set to 
Ron1 or Ron2 (on-state resistances of the switches Sxi and Sai). 
When Sxi or Sai are off their corresponding switched 
resistances are set to Roff1 or Roff2 (off-state resistances of the 
switches Sxi and Sai). Switched resistances Rxi and Rai are set to 
mimic operation of typical switches of the modular converter 
when they receive gating signals from the modulator. Thus, 
during normal operation, Rxi and Rai are set on and off in 
complementary manner as in typical operation of Sxi and Sai in 
MMC [41, 42, 61]. To mimic MMC operation during gate 
signal blocking as happens during dc short circuit faults, Rxi 
and Rai are set based on the arm current polarity and peak of 
line-to-line voltages. Line-to-line voltages at converter 
terminals are used to mimic diode rectifier operation of the 
typical MMC when gate signals are inhibited. Arm currents 
polarities are used to mimic conduction of the anti-parallel 
diodes of the switching devices Sxi and Sai. For example, 
assume arm current Imi in Figure 2 (a) and (b) is positive, when 
Imi<0, Rai for all cells in the upper and lower arms that expose 
maximum line-to-line voltage are set on, and all remaining 
switches must set to off-state (typical diode rectifier 
operation). When Imi ҹ0, and Rxi for the entire arm must be on 
to mimic the gate blocking condition in typical MMC 
operation when the conduction path is through anti-parallel 
diodes of Sxi and cell capacitors.  In this manner, the 
electromagnetic transient representation of the MMC cell 
mimics the exact operation of the physical half-bridge MMC 
cell operation in all operating modes.   
For full MMC representation, this paper adopted per arm 
representation of the MMC in [31] that considers each arm of 
MMC comprises of N individual cells driven by one current 
source its value equal to arm current, and each cell generates 
voltage vmi between its terminals (xi relative to imaginary 
ground). The total voltage developed across each converter 
arm is assumed to be equal to sum of the cell voltages (
1
N
arm mi
i
V V
 
 ¦  ), where N is the number of cells per arm. 
Assuming the imaginary ground of each cell is located at its 
zero voltage level, the nodal equation that describes dynamics 
of each cell within each time step t'  can be expressed as 
follow: 
 
1 1 1
1 1 2
xixi ai xi mi
yi hci
xi xi
VR R R I
V IC
R R t
ª º « » ª º ª º« »  « » « »« » ¬ ¼¬ ¼ « »'¬ ¼
                            (1) 
Where Vxi and Vyi represent the nodal voltages of the node y 
and x in the i
th
 cell measured relative to virtual ground of the 
same cell. Observe that Vxi and Vyi represent the i
th
 cell output 
and capacitor voltages respectively. Therefore, Vmi=Vxi and 
Vci=Vyi. The current of each cell is defined based on Dommel 
trapezoidal integration method as:  
2
( ) ( )hci ci c
C
I I t t V t t
t
  '  ''                                                  (2) 
Instantaneous currents in the composite switches Sxi and Sai 
(IGBT plus anti-parallel diode) are: 
 xi yi
Sxi
xi
V V
I
R
                                                            (3) 
xi
Sxi
ai
V
I
R
                                                                    (4) 
However, this paper does not formulate nodal equation matrix 
for the entire arm as in [31], instead it computes the cell output 
and capacitor voltages for N cells directly from (1) as: 
 
1 1 2 1
( ) ( )mi xi mi hci
xi xi
C
V t V t I I
R t R
ª ºª º   « »« »: '« »¬ ¼¬ ¼
                (5) 
 
1 1 1 1
( ) ( )ci yi mi hci
i xi xi ai
V t V t I I
R R R
ª ºª º   « »« »: « »¬ ¼¬ ¼
                (6) 
Where 
1 1 2 2 1
i
xi ai ai
C C
R R t t R
ª º:  u   u« »' '¬ ¼
 ; and observe that for N 
cells, equations (5) and (6) need to be solved N times single 
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time step, without the need for matrix inversion, and voltage 
developed across converter arm is computed as explained 
above. In this manner, computation intensity of the model is 
greatly reduced.  Figure 2(e) and (f) show typical MMC arm 
and its electromagnetic transient equivalent circuit, and  
Figure 3 shows one phase leg of the MMC, including 
interfacing of the electromagnetic transient part into Simulink 
SimPower building blocks. 
B)  Full-bridge MMC model 
Figure 2 (c ) and (d) show typical full-bridge MMC cell and its 
electromagnetic transient equivalent circuit. Observe that the 
switching devices Si1 through Si4 are replaced by the switched 
resistances Ri1 through Ri4, and cell capacitor by its Norton 
equivalent. During normal operation, Ri1 and Ri3 are set on and 
off to produce cell output voltage Vmi equal to Vci, 0 and -Vci at 
node xi relative to cell virtual ground, and operation of 
switched resistances Ri2 and Ri4 are complementary to that of 
Ri1 and Ri3 respectively. Vmi=Vci is achieved by setting Ri1=Ron 
and Ri3=Roff; Vmi=-Vci is achieved by setting Ri1=Roff and 
Ri3=Ron; and Vmi=0 can be achieved either by setting Ri1=Ron 
and Ri3=Ron or vice versa. During gate blocking, arm current 
polarity is used to set the switched resistances of the 
equivalent cell in the entire arm simultaneously. For example, 
assuming Imi in Figure 2(d) is positive, Ri1=Ron and Ri3=Roff for 
Imi>0, and Ri1=Roff and Ri3=Ron for Imi<0 . Observe that 
because as the total voltage across cell capacitors is greater 
than the peak of line voltage, the cell capacitors will oppose 
the current flow in the arm, and there is no direct path for the 
current to flow through the switched resistances as in half-
bridge cell case. Additionally, in case the total voltage across 
the cell capacitors of the all three phases happen to be smaller 
than the peak line voltage during the gate blocking, the cell 
capacitors of the full-bridge MMC will be charged for positive 
and negative arm currents. The nodal equation that describes 
the dynamics of Dommel electromagnetic transient model of 
the full-bridge MMC in Figure 2 (d) within each time step is: 
 
1 2 1 2
1 1 3
2 2 4
1 1 1 1
1 1 1 2 2
1 2 1 1 2
i i i i
xi mi
yi hci
i i i
zi hci
i i i
R R R R
V I
C C
V I
R R R t t
V I
C C
R t R R t
ª º  « »« » ª º ª º« » « » « »     « » « » « »' '« » « » « »¬ ¼ ¬ ¼« »« »   ' '« »¬ ¼
       (7) 
Where, each cell output and capacitor voltages are defined as: 
 
mi xi
ci yi zi
V V
V V V
 
                                                               (8) 
Currents in the switching devices of each cell can be expressed 
as explained in the half-bridge MMC case. The voltage 
develops across each converter arm is expressed as the sum of 
the individual cell output voltage.  
For large number of cell as will be considered later in this 
paper, matrix inversion must be avoided to reduce 
computation burden on the processor (intensity) by pre-
calculation of the node voltages as: 
 
> @
> @
> @
11 12 13
21 22 23
31 32 33
1
( )
1
( )
1
( )
xi mi hci
i
yi mi hci
i
zi mi hci
i
V I I
V I I
V I I
D D D
D D D
D D D
  :
  :
  :
                                 (9) 
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(a) Half-bridge cell 
 
(b) Dommel electromagnetic transient representation of the half-
bridge cell 
 
(c) Full-bridge cell 
 
(d) Dommel¶V electromagnetic transient representation of the full-
bridge MMC cell 
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(e) One arm of the generic modular multilevel converter 
 
 
 
(f) Dommel electromagnetic transient representation of the 
generic modular multilevel converter arm 
Figure 2: Cell and arm of the generic modular multilevel converter and their Dommel electromagnetic transient representation 
 
 
 
Figure 3: Illustration of the interfacing of the electromagnet transient model of the modular converter arms to SimPower System building blocks on a single-
phase  
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IV. MODEL VALIDATION 
This section presents a validation of the generalized 
electromagnetic transient model of the MMC discussed in 
section III-A against its switching counterpart. In this 
validation, both models are built in Simulink; use the same 
circuit parameters shown in Table 1, and generalized 
modulator based on staircase modulation and capacitor voltage 
balancing; and proportional-integral controller for suppression 
of the arm currents 2
nd
 harmonic. For validation only, both 
models are operated in open load at 0.8 modulation using 
sinusoidal references. Figure 4 display simulation waveforms 
obtained from both models. Figure 4 (a), (b) and (c) show pre-
filter phase and line-to-line voltages at converter terminal, and 
three-phase load currents that obtained from MMC EMT 
model superimposed over that obtained from the MMC 
switching model, and observe that both model agree to 
smallest details as seen from the ac side. Figure 4 (d) and (e) 
present upper and lower arms cell capacitor voltages obtained 
from MMC switching and EMT models, and observe that both 
results are identical. Figure 4 (f) shows the sample of the 
upper and lower arm currents obtained from both models are 
identical as they coincide to microscopic level. Despite the 
level of agreements shown in Figure 4 (a) to (f), sample of the 
common-mode current of the SKDVHµD¶WKDWREWDLQHGDVia1+ia2 
from the MMC switching and EMT models shows high level 
of agreement, with noticeable minor differences between the 
results of the two models. Based on these results it can be 
concluded that the presented EMT model of the MMC is 
sufficiently accurate since it is able to match its switching 
counterpart in every details to microscopic level. This 
validation is carried out when both models are simulated in 
discrete domain, with 5Ps time step, and cell capacitor voltage 
measurements for the capacitor voltage balancing are updated 
on regular space of 500Ps. Further validations of the presented 
EMT model versus its detailed switching counterpart during ac 
and dc faults are presented in the appendix.  
Table 1: Summary of converter parameters used for validation 
Parameter Value 
dc link voltage  Vdc (kV) 400 
cell capacitance Cm (mF) 1.4 
arm inductance Ld (mH) 50 
Arm inductance internal resistance Rd(ȍ) 0.1 
Load resistance RL (ȍ) 250 
Load inductance LL (mH) 597 
Number of cell per arm (N) 21 
 
 
 
(a) Phase voltage measured converter terminal relative to supply mid-
point (switch model superimposed on that obtained from EMT 
model) 
 
(b) Line-to-line voltage measured at converter terminal(switch model 
superimposed on that obtained from EMT model) 
 
(c) Three-phase currents (switch model superimposed on that 
obtained from EMT model) 
 
(d) Sample of the cell capacitor voltages  of the phase A that obtained 
from switch model 
 
(e) Sample of the cell capacitor voltages that obtained from 
electromagnetic transient model 
 
(f) Sample of the upper and lower arm currents of the phase A ( 
switch model superimposed on that obtained from EMT model) 
3.5 
This paper is a postprint of a paper submitted to and accepted for publication in IEEE Journal of Emerging and Selected Topics in Power Electronics and is 
subject to Institution of Electrical and Electronic Engineering Copyright. The copy of record is available at IEEE Xplore Digital Library 
 
(g) Sample of the common mode current of the phase A (Ia1+Ia2) 
Figure 4: Waveforms presented aim to validate the MMC generalized model based on electromagnetic transient simulation approach against switch model that 
uses Simulink power electronics building blocks from SimPowerSystems library 
In attempt to illustrate the scalability of the full-bridge model 
presented in this paper while restraining paper length, only 
sample results obtained from open loop operation of a single-
phase full-bridge MMC with 51 and 301 cells per arm, 
±320kV dc link voltage, 0.8 modulation index, and 300: and 
690mH load are presented. Figure 5 presents selected 
waveforms obtained when number of cells per arm is 51. 
Figure 5 (a) and (b) samples of the phase and line voltage 
obtained  with 51 full-bridge cells per arm, and observe that 
the converter being studied generates nearly pure sinusoidal 
output with only 51 cells per arm. This clearly justifies the 
reduced cell approach adopted in cascaded two-level converter 
presented in [53] that significantly reduces the complexity of 
the power circuit and modulation. Figure 5 (c) shows the 
XSSHU DQG ORZHU DUP FXUUHQWV REWDLQHG IRU SKDVH µD¶ DQG
notice that with the suppression of the 2
nd
 harmonic in the arm 
currents, the upper and lower arm currents (ia1 and ia2)tend be 
dominated by the fundamental plus dc components, which are 
responsible from the power transfer between converter ac and 
dc sides. Figure 5 (d) shows the voltage balance of the cell 
capacitor voltages of the upper and lower arms are maintained 
tightly around Vdc/N (640kV/51|12.55kV). Figure 5 (c) to (h) 
samples of the currents in the switching devices of one full-
bridge MMC cell (top cell of the upper arm). Observe that the 
switching devices of the full-bridge cells MMC operate more 
frequently compared to that of the half-bridge cells MMC as 
will be shown later. This is due to exploitation of the extra 
redundancies offered by the bi-polar capability of the full-
bridge cells that have been used to maintain cell capacitor 
voltage, and reduce the cell capacitance size. Additionally, it 
must be noticed that the switching devices Sa12 and Sa13 are 
used only to balance the capacitor voltages using redundant 
switch states that permit insertion of some the cell capacitor 
with the opposite polarities when synthesizing intermediate 
voltage levels between ½Vdc and -½Vdc. This indicates that the 
usage of switching devices Sa11 and Sa14 are much higher than 
that of the Sa12 and Sa13, hence higher rated heat sinks may be 
required for Sa11 and Sa14.  
The results obtained when number of cells per is increased to 
301 per arm are presented in Figure 6. Figure 6 (a) and (b) 
show the phase voltage obtained with 301 cells per arm is pure 
sinusoidal, and cell capacitor voltages of the upper and lower 
arms are maintained tightly around 2.13kV as anticipated. 
Figure 6 (c) shows the upper and lower arm currents are pure 
sinusoidal plus dc components. The samples of the currents in 
the switching devices of one full-bridge MMC cell in Figure 6 
(d) and (e) show the switching frequency per device is not 
significantly reduced despite large increase in the  number of 
cells per arm compared to the case presented in Figure 5 (e) 
and (g). Based on the results presented in Figure 5 and Figure 
6, it can be concluded that the presented model in III-B is able 
to reproduce the typical behaviour full-bridge MMC in similar 
way of traditional switching model. 
 
 
(a) Full-bridge MMC output phase relative to dc link mid-point (b) Output phase current 
(c) Current waveforms in the upper and lower arms of the full-bridge 
MMC 
(d) Cell capacitor voltages of the upper and lower arms 
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(e) Current in switching device (Sa11) (f) Current in switching device (Sa12) 
(g) Current in switching device (Sa13) (h) Current in switching device (Sa14) 
Figure 5: Waveforms obtained from EMT model of the full-bridge MMC discussed in section III-B, with 51 cells per arm when 2nd harmonic suppression of 
the arm currents controller is incorporated (cell capacitance=5mF, Rd=0.05: and Ld=50mH)  
(a) Full-bridge MMC output phase voltage (b) Cell capacitor voltages 
(c) Upper and lower arm currents (d) Sample current waveforms in switching devices Sa11 
 
(e) Sample current waveforms in switching devices Sa13 
Figure 6: Waveforms obtained from EMT model of the full-bridge MMC discussed in section III-B, with 301 cells per arm and 2nd harmonic suppression of 
the arm currents controller is incorporated (cell capacitance=14mF, Rd=0.05: and Ld=50mH) 
 
V. CONTROL SYSTEMS DESIGN 
For the purpose of the control design, considers the simplified 
representation of the grid connected modular multilevel 
converter in Figure 7ZKHUHµR¶UHSUHVents the ground (dc link 
mid-point of the symmetrical mono-polar as normally set by 
the stray capacitance of the dc line). Considering the upper 
and lower arms of the generic modular converter in Figure 7 
when the total voltage developed across the upper and lower 
arms are replaced by their low-frequency components, the 
following equations are obtained IRUSKDVHµa¶: 
 11 1 12 0
a
dc ao d a d a
di
V v R i L v
dt
                                  (10) 
 21 2 22 0
a
dc ao d a d a
di
V v R i L v
dt
                                (11) 
Converter terminal voltage vao can be expressed in terms of 
output current ia and grid voltage vga as: 
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 a
ao T a T ga
di
v R i L v
dt
                                           (12) 
After subtracting (11) from (10) and combine with (12), the 
following equation is obtained: 
 
2 1 1 2 1 2( ) ( )
2 2 2 0
a a d a a d a a
a
T a T ga
d
v v R i i L i i
dt
di
R i L v
dt
    
    
                   (13) 
Recall that 
1 2a a ai i i   , > @11 2 1 sin( )a cv V m tZ G    and 
> @12 2 1 sin( )a cv V m tZ G   , where Vc presents the mean dc 
voltage of the upper and lower arms cell capacitors, m is the 
modulation index, vga is the grid voltage, and G  is the angle 
between converter terminal vao and  grid voltage vga. With 
these assumptions, equation (13) can be reduced to: 
     1 1 1
2 2 2
( ) ( ) sin( )ad T d T a c ga
di
L L R R i mV t v
dt
Z G               (14) 
From (14), differential equations that describe fundamental 
currents for all three phases in the modular converter can be 
deduced as: 
 
1 1 1
2 2 2
1 1 1 4
2 2 2 3
1 1 1 2
2 2 2 3
( ) ( ) sin( )
( ) ( ) sin( )
( ) ( ) sin( )
a
d T d T a c ga
b
d T d T b c gb
c
d T d T c c gc
di
L L R R i mV t v
dt
di
L L R R i mV t v
dt
di
L L R R i mV t v
dt
Z G
Z G S
Z G S
     
      
      
    (15) 
Assuming, the d-D[LVLVDOLJQHGZLWKWKHSKDVHµa¶ of the grid 
voltage, equation (15) is transformed into d-q synchronous 
reference frame as: 
 
1 1 1 1
2 2 2 2
1 1 1 1
2 2 2 2
( ) ( ) ( ) sin
( ) ( ) ( ) cos
d
d T d T q d T d c gd
q
d T d T d d T q c gq
di
L L L L i R R i mV v
dt
di
L L L L i R R i mV v
dt
Z G
Z G
      
      
(16) 
For current control design, equation (16) is re-arranged as: 
   
11
22
1 1
2 2
( )( )
( ) ( )
cd gd d T qd Td
d
d T d T
v v L L iR Rdi
i
dt L L L L
Z                      (17) 
 
11
22
1 1
2 2
( )( )
( ) ( )
q cq gq d T dd T
q
d T d T
di v v L L iR R
i
dt L L L L
Z            (18) 
With the following change of variables: 
1
2
( )d cd gd d T qu v v L L iZ    and 12( )q cq gq d T du v v L L iZ    , ud 
and uq are obtained by forcing id and iq to follow 
*
di  and 
*
qi
using proportional-integral controller as: 
* *( ) ( )d p d d i d du k i i k i i dt   ³ and * *( ) ( )q p q q i q qu k i i k i i dt   ³ , 
where kp and ki represent the proportional and integral gains. 
After manipulations of equations (17) and (18), and definitions 
given for ud and uq, where the integral parts of ud and uq are 
replaced by Od and Oq the following equation is obtained: 
1
2
1 1 1
2 2 2
1
2
11 1
22 2
( ) 1
0 0 0
( ) ( ) ( )
0 0 0 0
( ) 1
00 0
( )( ) ( )
00 0 0
d T p p
d T d T d Td d
d di i
q q pd T p
q q d Td T d T
ii
R R k k
L L L L L Li i
k k id
i i kR R kdt
L LL L L L
kk
O O
O O
 ª º ª º« » « »  ª º ª º« » « »« » « »« » « »« » « »« » « » « » « » « » « »« » « »« » « » « » « »¬ ¼ ¬ ¼« » « »« » « » ¬ ¼¬ ¼
*
*
d
qi
ª º« »« »¬ ¼
      (19) 
After Laplace manipulation of (19), the initial gains of the 
inner current controller can be selected using 
1 1
2 2
2 ( ) ( )p n d T d Tk L L R RZ ]     and 2 12( )i n d Tk L LZ  , and 
natural frequency nZ  can be selected assuming settling time 
µ7s¶ DQG GDPSLQJ IDFWRU µ ] ¶ IURP 4n
sT
Z ] . However, the 
final gains must be fined tune to ensure that satisfactory 
performance is achieved over the entire system operating 
range, including ac and dc network faults. From definitions of 
the ud and uq, where ud and uq are the outputs of current 
controller in the d and q channels, the block diagram for the 
inner current controller in Figure 8 is obtained. 
For design of the supplementary current controller that 
responsible for suppression of the 2
nd
 harmonic component of 
the common mode current, add equations (10) and (11), and 
the following equation is obtained: 
      1 2 1 2 1 2( ) ( ) ( ) 0dc a a d a a d a a
d
V v v R i i L i i
dt
                    (20) 
Recall that the common mode current of the upper and lower 
arms can be defined as icom=ia1+ia2, therefore equation (20) 
can be reduced to: 
 com d dc c
com
d d
di R V V
i
dt L L
                                        (21) 
Since flow of the ac current components of the ia1 and ia2 in 
the arm reactors and cell capacitors cause capacitor voltages of 
the upper and lower arms to oscillate (thus, Vc), the common 
mode current icom contains dc and ac components. Therefore, 
equation (21) is written as in (22) and broken into (23) and 
(24): 
 
0
1
( ) ( ) ( )h dd h d h c h
d d
di R
I i I i V v
dt L L
                      (22) 
 
0
1d d
d c
d d
dI R
I V
dt L L
                                               (23) 
 
1h d
h h
d d
di R
i v
dt L L
                                                  (24) 
Observe that equation (23) describes dynamics of the arm 
current dc component Id, which is responsible for power 
transfer between converter and dc side. Equation (24) 
describes dynamics of the ac component of the common mode 
current ih, which is dominantly 2
nd
 order harmonic plus other 
harmonics, depending on the modulation strategy employed; 
where hv  represents the cell capacitor voltage ripple. In 
attempt to reduce the semiconductor losses due to 2
nd
 
harmonic of the arm current, this paper favours the use of a 
simple PI controller over the proportional resonance to 
minimize 2
nd
 harmonics in the MMC arm currents (or ih). This 
requires ih to be passed through a band pass filter (BPF), tuned 
at 100Hz with high quality factor in order to extract only the 
2
nd
 harmonic component i2h from ih. Considering 2
nd
 harmonic 
only, equation (24) becomes: 
 2 2 2
1h d
h h
d d
di R
i v
dt L L
                                             (25) 
The voltage v2h needed to minimize the 2
nd
 harmonic in the 
MMC arm current is estimated from PI controller as: 
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 * *2 2 2 2 2( ) ( )h p h h i h hv i i i i dtD D   ³                           (26) 
After replacing the integral part in (26) by z2h, and algebraic 
manipulations of (25) and (26), the following equation is 
obtained: 
   2 2 *
2
2 2
( ) 1
0
d p p
h h
d d d h
h h
i i
R
i id L L L i
z zdt
D D
D D
 ª º ª ºª º ª º« » « » « » « »« » « »¬ ¼ ¬ ¼« » « »¬ ¼ ¬ ¼
            (27) 
After Laplace manipulations of (27), the following closed loop 
transfer function for the 2
nd
 harmonic suppression is obtained: 
 2
*
22
( )
( )( )
p i
h d d
p d ih
d d
s
i s L L
Ri s
s s
L L
D D
D D

  
                        (28) 
From (28), the PI gains are : 2p n d dL RD ]Z   and 2i n dLD Z , 
where ]  and 
nZ  are damping factor and controller natural 
frequency in rad/s. To accommodate BPF dynamics and avoid 
interference with the main power flow controllers, the gains 
for the 2
nd
 harmonic suppression controller must be selected to 
be as slow as possible, and its output is limited to 5% of 
modulation index. This indicates that inclusion of such 
supplementary controller reduces converter dc link utilization 
and P-Q envelope if compared to the approach that uses 
passive filter for arm current 2
nd
 harmonic suppression as 
demonstrated in.[53, 62, 63]. Figure 8 summarises the overall 
control system that has been used in the MMC1 and MMC2, 
which includes all expected HVDC basic controllers and 
supplementary controller for suppression of the arm currents 
2
nd
 harmonic component. 
 
 
 
Figure 7: Simplified illustration of generic modular multilevel converter 
connected to grid 
 
 
 
 
Figure 8: Block diagram illustrates generic control systems used in both converter stations MMC1 and MMC2 
 
VI. SIMULATION OF FULL-SCALE HVDC LINK 
To demonstrate the effectiveness of the electromagnetic 
transient (EMT) modelling approach discussed in section III 
when used to simulate full-scale VSC-HVDC links, an 
example link in Figure 9 is built in Simulink environment with 
converter stations  MMC1 and MMC2 modelled with 201 half-
bridge cells per arm, with parameters listed in Table 2. MMC1 
is configured to regulate active power exchange between AC 
systems 1 and 2, and provides voltage support at PCC1. MMC2 
regulates dc link voltage level at 400kV (pole-to-pole), and 
supports ac voltage at PCC2. Both MMC1 and MMC2 employ 
staircase modulation, with sinusoidal references. Small time 
step of 5Ps is used throughout this section to show the 
computational efficiency of the presented MMC when 
simulating HVDC links with large number of cells per 
converter (1206 cells per converter, and 2412 cells per model).  
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Figure 9: Simulink model of full-scale VSC-HVDC 
  
Table 2: Parameters of the full-scale MMC based HVDC link in Figure 9 
Converters MMC1 and MMC2  interfacing transformer 200kV/400kV 
DC link voltage  ±200kV Interfacing transformer leakage reactance  0.32pu 
Rated apparent power  450MVA Resistance of the interfacing transformer 0.00015pu 
Maximum active power capability 400MW AC systems 1 and 2 4000MVA, 400kV and X/R=10 
Maximum reactive power capability ±206MVAr DC line resistance (Rdc) 10mȍNP 
Inductance of the arm reactor (Ld)  31mH DC line capacitance (Cdc) 0.15µF/km 
Resistance of the arm reactor (Rd) 0.015ȍ DC line inductance  (Ldc) 0.6mH/km 
Cell capacitance (Cm) 6mF DC line length 100km 
Number of cells per arm 201   
 
A) Normal Operation 
This section presents simulation results obtained when 
converter station MMC1 of the full-scale HVDC link in Figure 
9 ramps its output power from 0 to 0.7pu (315MW) in order to 
export power from ac system 2 to 1. At time t=0.8s, MMC1 
reverses the power flow by gradually ramping down its output 
power from 0.7pu to -0.7pu. Observe that the selected 
waveforms in Figure 10 reproduce the typical behaviour of the 
MMC based HVDC link in great detail than similar works 
presented in [28, 30, 31]. Figure 10(a) and (b) show active and 
reactive power at ac sides of the MMC1 and MMC2. Figure 
10(c) and (d), and (e) and (f) show ac current waveforms 
MMC1 and MMC2 inject into PCC1 and PCC2, and their arm 
currents. Notice that the shape of the arm currents in Figure 10 
(e) and (f) are typical to the SIEMENS HVDC PLUS 
presented in [64] as the power flow direction changes. Figure 
10 (g) and (h) show dc link current, and converter line-to-line 
terminal voltage. Figure 10 (h) shows that with such large 
number of cells, MMC presents pure sinusoidal voltage to the 
interfacing transformer. Figure 10(i) and (j) show the dc link 
voltage of the MMC1 and MMC2. Figure 10 (k) and (l) display 
cell capacitor voltages of both converter stations, and observe 
that they are balanced and settled around 1.99kV as expected. 
Figure 10(m) shows zoomed version of the cell capacitor 
voltage of the MMC1SKDVHµa¶Figure 10 (n) and (o) present 
sample of the current waveforms in the switching devices of 
RQH FHOO WRS FHOO LQ WKHSKDVH µa¶ XSSHU DUP7KH UHVXOWV LQ
Figure 10 have shown that the presented modelling approach 
is able to reproduce the typical behaviour of full-scale MMC 
based HVDC link in great detail, including access to all 
internal variables of the modular converters which are of great 
importance from system design prospective.  
 
(a) Active and reactive power MMC1 exchanges with PCC1 
 
(b) Active and reactive power MMC2 exchanges with PCC2 
This paper is a postprint of a paper submitted to and accepted for publication in IEEE Journal of Emerging and Selected Topics in Power Electronics and is 
subject to Institution of Electrical and Electronic Engineering Copyright. The copy of record is available at IEEE Xplore Digital Library 
 
(c) Current waveforms MMC1 injects into PCC1 
 
(d) Current waveforms MMC2 injects into PCC2 
 
(e) MMC1 six arm currents zoomed around power reversal 
 
(f) MMC2 six arm currents zoomed around power reversal 
 
(g) DC link current 
 
(h) Sample of the line-to-line voltage MMC1 presents to its 
interfacing transformer (measured at converter terminal before 
interfacing transformer) 
 
(i) VSC1 DC link voltage 
 
(j) VSC2 DC link voltage 
 
(k) Voltage across 402 cell capacitors of the MMC1 (phase A) 
 
 
(l) Voltage across 402 cell capacitors of the MMC2 (phase A) 
 
 
(m) Zoomed version of the 402 cell capacitors of the MMC1 (phase A) 
 
(n) Current in the swicthing device Sa1 (MMC1) 
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(o) Current waveform in the swicthing device Sx1 (MMC1) 
Figure 10: Selected waveforms that demonstrate the suitability of the EMT approach discussed in section III for full-scale modelling of the MMC based VSC-
HVDC link   
B) AC fault 
To examine the suitability of the presented MMC modelling 
approach for studying ac network faults, the full-scale 
Simulink model of the HVDC link in Figure 9 is subjected to a 
three-phase ac fault at PCC1, through 2ȍ fault resistance at 
time t=0.4s and cleared after 200ms. After ac fault is detected, 
MMC1 active output is reduced immediately to 0 and restored 
when the fault is cleared. Figure 11 displays selected 
waveforms obtained from the full-scale Simulink model when 
it is subjected to a three-phase fault at PCC1. Figure 11 (a) and 
(b) show active and reactive powers MMC1 and MMC2 
exchange with their point of common couplings PCC1 and 
PCC2. Observe that although the active power of the MMC1 is 
reduced to zero immediately when ac fault is detected, the 
active power at the ac side of the MMC2 that regulates dc link 
voltage takes longer time to fall to zero. This is because the 
dynamics of the dc power (or dc component of the arm 
currents) is strongly link to the change in the cell voltages, 
which take several fundamental cycles to adjust following 
power order at MMC1. The results in Figure 11 (a) and (b) 
indicate that the MMC based HVDC link has relative slow 
dynamic response when compared with conventional VSC-
HVDC links that use two-level or neutral-point clamped 
converters. Figure 11 (c) and (d) show the voltage magnitude 
and ac current waveforms at PCC1, and notice that although 
the voltage at PCC1 collapses to less than 30% of the rated 
voltage, the current contribution of the MMC1 to the ac fault is 
limited and less than the pre-fault currents. The dc link 
voltages of the MMC1 and MMC2 in Figure 11 (e) and (f) 
exhibit slight increase during brief period of ac and dc powers 
mismatch as a result of ac fault and sudden reduction in 
MMC1 power order; thanks to the large energy storage 
capacity of 1206 cell capacitors per converter. Figure 11 (g) 
and (h) show the cell capacitor voltages of the MMC1 and 
MMC2 experience some disturbances during ac fault, with the 
cell capacitor voltages of the MMC1 (near to the fault) 
experience larger voltage ripples than that of the MMC2 
(remote converter). These results have demonstrated the 
ability of the presented model to capture the behaviour of 
typical MMC based HVDC link, including internal converter 
station dynamics and interactions between ac and dc sides. 
Therefore, it can be concluded that the presented model is 
qualified to be used for ac network faults studies, and other 
detailed systems studies at design stage, including design of 
the link and converter protection systems. 
 
(a) Active and reactive MMC1 exchanges with PCC1 
 
(b) Active and reactive MMC2 exchanges with PCC2 
 
(c) Voltage magnitude at PCC1 
 
(d) Current waveforms MMC1 injects into PCC1 
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(e) MMC1 DC link voltage (Vdc1) 
 
(f) MMC2 DC link voltage (Vdc2) 
 
(g) 9ROWDJHDFURVVFHOOFDSDFLWRUVRISKDVHµ$¶ in the MMC1 
 
(h) 9ROWDJHDFURVVFHOOFDSDFLWRUVRISKDVHµ$¶LQWKH00&2 
Figure 11: Waveforms obtained from full-scale Simulink model in Figure 9 when it has been subjected to three-phase ac fault at PCC1, with 200ms fault 
duration 
C) DC fault 
To assess the suitability of the presented full-scale MMC 
based HVDC link for dc faults studies, the Simulink model of 
HVDC link in Figure 9 is subjected to a solid pole-to-pole dc 
short circuit fault at the middle of the dc line between MMC1 
and MMC2 at t=0.4s, with 200ms fault duration. When dc fault 
is detected, converter switches are blocked immediately. In 
pre-fault condition, the link exports 315MW (0.7pu) from ac 
system 2 to 1. When dc fault is detected at t=0.4s, power 
command to MMC1 is reduced immediately to zero and its 
restoration to pre-fault value is delayed until t=1s to allow all 
transients associated with the fault and converter de-blocking 
at t=0.6s to die out. Figure 12 (a) and (b) show the HVDC link 
being studied is able to recover with increased reactive power 
consumptions due to current in-feed through anti-parallel 
diodes of MMC1 and MMC2 as expected in typical half-bridge 
MMC based HVDC link. Current waveforms in Figure 12 (c) 
and (d) show large current in-feeds at ac sides of the MMC1 
and MMC2 during fault period as previously mentioned. 
Figure 12 (e) and (f) display dc currents at the terminals of the 
MMC1 and MMC2. Observe that due to the concept of 
distributed cell capacitors of the MMC the transient 
component of the dc fault that associated with discharge of dc 
line distributed capacitors is much smaller than the steady, 
which is mainly due to grid contribution through converter 
anti-parallel diodes. Figure 12 (g) shows the collapse of the 
MMC1 DC link voltage during pole-to-pole DC fault at the 
middle of the HVDC link (as a sample). Figure 12 (h) and (i) 
display current waveforms in six arms of the MMC1 and 
MMC2, and observe that the arm currents of both converters 
tend to be negative, and this confirms that the in-feed currents 
from the ac to dc sides during dc fault are flowing through 
anti-parallel diodes as expected in typical MMC link. Figure 
12 (j) and (k) show the current waveforms in the switching 
devices Sa1 and Sx1 WRSFHOOLQWKHSKDVHµa¶XSSHUDUPRIWKH
MMC1), and observe that there is no current in the switching 
device Sx1 which is in series with the cell capacitor as 
anticipated in typical MMC link during dc fault when 
converter switches are blocked. Whilst the current in the main 
switch Sa1 is naturally commutated as in typical diode rectifier, 
but with large overlap which is caused by present of large 
inductances in the conduction path (converter transformer 
leakage inductances plus arm reactors) when converter 
switching devices  are gated off. Figure 12 (l) and (m) present 
the cell capacitor voltages of the MMC1 and MMC2, and 
observe that the cell capacitor voltages of the MMC1 and 
MMC2 become flat when they are blocked as no currents are 
following through the cell capacitors as previously shown in 
Figure 12 (k). Results presented in Figure 12 have shown that 
the full-scale model of the MMC based HVDC link being 
simulated using converter model discussed in III-A) is able to 
reproduce the typical behaviour of the HVDC links that 
employ half-bridge modular multilevel converters. 
 
(a) Active and reactive power MMC1 exchanges with PCC1  
 
(b) Active and reactive power MMC2 exchanges with PCC2 
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(c) Current waveforms MMC1 injects into PCC1 
 
(d) Current waveforms MMC2 injects into PCC2 
 
(e) MMC1 dc link current 
 
(f) MMC2 dc link current 
 
(g) Sample of the dc link voltage measured at the terminal of MMC1 
(Vdc1) 
 
(h) Current waveforms in the six arms of the MMC1 
 
(i) Current waveforms in the six arms of the MMC2 
 
(j) Sample of the current waveform in the switching device Sa1 (1
st 
cell in upper arm of MMC1SKDVHµD¶ 
 
(k) Sample of the current waveform in the switching device Sx1 (1
st 
cell in upper arm of MMC1SKDVHµD¶ 
 
(l) Voltage across cell capacitor 402 cell capacitors of phase A of the 
MMC1 
 
(m) Voltage across cell capacitor 402 cell capacitors of phase A of the MMC2 
Figure 12: Waveforms obtained when a full-scale Simulink model of the MMC based HVDC link in Figure 9 is subjected to a pole-to-pole dc short circuit 
fault 
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VII. CONCLUSIONS 
This paper presented improved electromagnetic transient 
models for the half and full MMC that can be used to simulate 
normal and transient responses of the full-scale HVDC links 
that employ modular multilevel converters, hundreds cells per 
arm. Additionally, it provides comprehensive qualitative and 
quantities discussions of the half and full-bridge MMCs that 
cover device and system aspects, which are of great 
importance for correct modelling of the MMC based HVDC 
links. It has been shown that the presented models can 
reproduce the typical behaviour of the half and full bridge 
MMCs as that normally obtained from the switching model. 
Scalabilities of both MMC models presented in this paper 
have demonstrated the suitability of this approach for 
modelling of full-scale HVDC links and multi-terminal dc 
grids. Unlike the previous works which are platform 
dependent, this paper has shown that the presented generic 
MMC model can be implemented in any platform.  
 
VIII. APPENDIX 
This appendix presents validations of the EMTP model 
discussed in section III-A against its switching counterpart 
during ac and dc faults, considering the test system in Figure 
13. Figure 13 represents one terminal of the HVDC link which 
is configured to regulate active power and ac voltage at PCC1.  
Both models are simulated with reduced number of cells per 
arm (21 cells per arm), with the same control systems as 
depicted in Figure 8.  
Figure 14 displays selected waveforms obtained when the test 
system in Figure 13 is subjected to a temporary three-phase 
fault at PCC1, at t=0.4s and cleared after 200ms. Figure 14 (a) 
shows that the three-phase currents both MMC models inject 
into ac grid during steady state and ac fault are closely 
matched. Figure 14(b) presents the error between the three-
phase currents of the two models shown Figure 14(a), 
calculated as swicth EMTPabc abc abci i i'   . Observe that the peak 
percentage errors during steady-state and ac fault are 
2A/644A×100%=0.3% and 7A/551A×100%=1.27% when 
converter output active power is reduced to zero. Figure 14(c) 
and (d) show sample of the upper and lower arm currents 
SKDVH µ$¶ REWDLQHG IURP ERWK PRGHOV DQG WKHLU
corresponding error. Observe that the results of the EMTP 
model agree to that of switch model to the finest details, with 
some limited errors during fast transient initiated by the ac 
fault as depicted in Figure 14 (d). Additionally, notice that as 
the error in Figure 14 (d) fluctuates between positive and 
negative, which indicates oscillations of the EMTP currents 
around that of the switching model. Figure 14 (d) indicates 
that the average error between the two models is expected to 
be sufficiently small. Figure 14 (e) and (f) show the common 
mode current Ia1+Ia2 obtained from both models and their 
corresponding error, and notice that both models agree to great 
details during steady state and ac fault, with small average 
error. Figure 14 (g) and (h) display sample of the cell capacitor 
voltages and their zoomed version around the fault period. 
Observe that the EMTP model is able to reproduce similar 
results as that of the switching model, with sufficiently small 
error. Based on the results in Figure 14 it can be concluded 
that the presented EMTP model is able to reproduce the output 
of its switching counterpart, with high level of accuracy. 
Therefore, it qualifies for any kind of detailed studies of the ac 
network faults. 
To further validate the dc fault performance of the presented 
EMTP model against its switching equivalent, the test system 
in Figure 13 is subjected to temporary solid pole-to-pole dc 
short circuit at the middle of the dc link at t=0.4, with 200ms 
fault duration, and results obtained are displayed in Figure 15. 
During dc fault period, the gating signals to converter switches 
are blocked, and active power command is reduced 
immediately to zero. Figure 15 (a) shows the snapshot of the 
three-phase currents converter injects into PCC1, zoomed 
around the fault period. Observe that both models produce 
almost identical results, with small relative error of less than 
4% (
2600 2700
100% 3.85%
2600
switch EMTP
abc abc
switch
arm
I I A A
I A
 u  |  ) during dc 
fault. Such level of error is conceivable as the switch model 
uses relative complex model for the switching devices (IGBT 
and anti-parallel diode), while EMTP approach uses only two-
state resistance to mimic on and off states of the switching 
devices. Figure 15(b) displays the snapshot of the upper and 
ORZHUDUPFXUUHQWV IRUSKDVH µ$¶2EVHUYH WKDW WKHSUHVHQWHG
EMTP model is able to reproduce the output of the switching 
model, with small relative error of less than 4% (
5300 5500
100% 3.77%
5300
switch EMTP
arm arm
switch
arm
I I A A
I A
 u  |   200A) during 
dc fault when converter switches are gated-off. This confirms 
the validity of the modifications introduced in the setting of 
the MMC two-state resistors when gating signals are inhibited 
as previously discussed in section III-A. Figure 15(c) displays 
the zoomed version of the cell capacitors (first three cell 
capacitor voltages from the upper and lower arms of the phase 
µ$¶. Notice that the cell capacitor voltages obtained from the 
EMTP model are similar to that of the switching model, with 
some small error of less than 1% during dc fault period.    
Simulation waveforms presented in Figure 14 and Figure 15 
have shown that the presented EMTP model is sufficiently 
accurate to be used for wide range of the detailed studies of 
full-scale HVDC links and multi-terminal HVDC networks, 
including ac and dc faults.  
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Figure 13: One terminal of the MMC HVDC link used to validate the present EMTP against its switching counterpart, with number of cells per arm is reduced 
to 21 and cell capacitance 1.4mF  
 
(a) Snapshot of the three-phase currents converter injects into grid zero 
around the time where the fault is initiated (switch model 
superimposed on that obtained from EMT model) 
 
(b) Errors between the two models in the currents converter station 
injects into ac grid 
 
(c) Snapshot of the upper and lower arm currents zoomed around the 
LQVWDQWZKHUHWKHDFIDXOWLVLQLWLDWHGSKDVHµ$¶VZLWFKPRGHO
superimposed on that obtained from EMT model) 
 
(d) Errors in the arm currents between the two models 
 
(e) Common mode currents Ia1+Ia2 SKDVHµ$¶VZLWFKPRGHO
superimposed on that obtained from EMT model)  
(f) Error in common mode current 
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(g) 6DPSOHRIFHOOFDSDFLWRUYROWDJHVSKDVHµ$¶XSSHUDQGORZHUDUPV
switch model superimposed on that obtained from EMT model) 
 
(h) Detailed view of the cell capacitor voltages zoomed around the 
instant where the fault is initiated (three first cells from the upper 
DQGORZHUDUPVRISKDVHµ$¶VZLWFKPRGHOVXSHULPSRVHGRQWKDW
obtained from EMT model) 
Figure 14: Waveforms aim to validate the presented EMTP model versus its switching equivalent during three-phase ac fault at PCC1(21 cells per arm, 
450MVA converter with 400kV dc link voltage)  
 
(a) Snapshot of the three-phase currents measured at the converter 
transformer high-voltage side (400kV, grid side), zoomed around 
instant when dc fault is initiated 
 
(b) 3KDVHµ$¶XSSHUDQGORZHUDUPFXUUHQWVVZLWFKPRGHO
superimposed on that obtained from EMT model), zoomed around 
instant when dc fault is initiated 
 
(c) Detailed view of the cell capacitor voltages zoomed around the instant where the fault is initiated (three first cells from the upper and lower arms of 
SKDVHµ$¶VZLWFKPRGHOVXSHULPSRVHGRQWKDWREWDLQHGIURP(07PRGHO 
 
Figure 15: Waveforms aim to validate the presented EMTP model versus its switching equivalent during solid pole-to-pole dc short circuit fault at F2(21 cells 
per arm, 450MVA converter with 400kV dc link voltage, dc cable ) 
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